

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	.CONFIRMATION NO.		
10/790,880	03/03/2004	Satoru Akiyama	500.43581X00	500.43581X00 4729		
20457 Δ Ν΄ΓΟΝΕΙ Ι Ι	7590 02/26/2007 TERRY, STOUT & KRAU	EXAMINER				
1300 NORTH	SEVENTEENTH STREET	TRAN, DENISE				
SUITE 1800 ARLINGTON.	VA 22209-3873		ART UNIT	PAPER NUMBER		
			2185			
SHORTENED STATUTOR	Y PERIOD OF RESPONSE	MAIL DATE	DELIVERY MODE			
3 MO	NTHS	02/26/2007	PAI	PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

If NO period for reply is specified above, the maximum statutory period will apply and will expire 6 MONTHS from the mailing date of this communication.

		P	pplication No.	Applicant(s)				
Office Action Summary			10/790,880	AKIYAMA ET AL.	AKIYAMA ET AL.			
		E	xaminer	Art Unit				
		0	enise Tran	2185				
The Period for Rep	MAILING DATE of this communi ly	cation appea	rs on the cover sheet with	the correspondence ac	ddress			
WHICHEVE - Extensions of after SIX (6) I - If NO period f - Failure to rep Any reply rec	NED STATUTORY PERIOD FOR IS LONGER, FROM THE MAIN IN T	AILING DAT of 37 CFR 1.136(a unication. tutory period will a vill, by statute, ca	E OF THIS COMMUNICA 1). In no event, however, may a reply 1) in poly and will expire SIX (6) MONTH: 1) use the application to become ABAN	TION. y be timely filed S from the mailing date of this of DONED (35 U.S.C. § 133).				
Status								
1)⊠ Resp	onsive to communication(s) filed	d on <u>21 Dec</u> e	ember 2006.					
· <u> </u>			tion is non-final.					
3) Since	·-							
close	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.							
Disposition of	Claims							
4)⊠ Claim	4)⊠ Claim(s) <u>1-18</u> is/are pending in the application.							
4a) O	4a) Of the above claim(s) <u>13-17</u> is/are withdrawn from consideration.							
5) Claim	Claim(s) is/are allowed.							
6)⊠ Claim	Claim(s) <u>1-3,6,10-12,18 and 19</u> is/are rejected.							
7)⊠ Claim	Claim(s) <u>4,5 and 7-9</u> is/are objected to.							
8) Claim	Claim(s) are subject to restriction and/or election requirement.							
Application Pa	pers							
9)∏ The s	pecification is objected to by the	Examiner.						
10)⊠ The drawing(s) filed on <u>03 March 2004</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.								
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).								
11)[] The o	ath or declaration is objected to	by the Exan	niner. Note the attached C	Office Action or form P	TO-152.			
Priority under	35 U.S.C. § 119				•			
•	wledgment is made of a claim f b) Some * c) None of:	or foreign pr	iority under 35 U.S.C. § 1	19(a)-(d) or (f).				
1.								
2.🛛	2. Certified copies of the priority documents have been received in Application No. 10/790,880.							
3.	Copies of the certified copies of	of the priority	documents have been re	ceived in this National	Stage			
	application from the Internation	•	, ,,					
* See the	e attached detailed Office actior	for a list of	the certified copies not re	ceived.				
Attachment(s)								
1) Notice of References Cited (PTO-892) A) Interview Summary (PTO-413) Discrete of Draftsperson's Patent Drawing Review (PTO-948) A) Paper No(s)/Mail Date								
	Disclosure Statement(s) (PTO/SB/08)	5) Notice of Info	mal Patent Application					
Paper No(s)/Mail Date 6) Other:								

Application/Control Number: 10/790,880 Page 2

Art Unit: 2185

DETAILED ACTION

1. Applicant's election without traverse of Group I claims 1-12 and 18-19 in the reply filed on 12/21/06 is acknowledged.

- 2. Claims 13-17 are withdrawn from further consideration pursuant to 37 CFR
- 1.142(b) as being drawn to a nonelected invention, there being no allowable generic or linking claim. Election was made without traverse in the reply filed on 12/21/06.
- 3. Claims 1-12 and 18-19 are presented for examination.
- 4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 5. Claim 18 is rejected under 35 U.S.C. 102(e) as being anticipated by Ooishi, US 2004/0027857.

Claim 18, Ooishi teaches a semiconductor device comprising:

a plurality of memory banks, each having plurality of memory cells (e.g., [0085] [0101]); and

Art Unit: 2185

a cache memory for communicating a write data to said plurality of memory banks (e.g., [0220]), wherein said memory cells include either SESO (Single Electron Shut Off) memory cells or phase change memory cells (e.g., [0280]), and said cache memory has a degree of association equal to or larger than a value (i.e., 0 or 1; e.g., [0220])) determined by a ratio (m/n) of a write cycle (m) of said memory cells to a read cycle (n) of said memory cells (i.e., 0 or 1; e.g., [0220])) determined by a ratio (m/n) of a write cycle (m) of said memory cells (e.g., fig. 13, [0195]-[0202], a read cycle n and write cycle m at any clock cycle from 1 to 7, 0/2, 1/3).

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1, 3, 6, 10-12 and 19 are rejected under 35 U.S.C. 103(a) as being unpatentable over Ooishi, US 2004/0027857, in view of Taylor et al., US 6,263,398 (hereinafter Taylor).

Claim 1, Ooishi teaches a semiconductor device comprising:

a plurality of memory banks, each having a plurality of memory cells which are slower in a write operation than in a read operation (e.g., [0085] [0101]); and

a cache memory for an access to said plurality of memory banks (e.g., [0220]), said cache memory having a number of way equal to or larger than a value (i.e., 0 or 1;

Application/Control Number: 10/790,880

Art Unit: 2185

e.g., [0220])) determined by a ratio (m/n) of a write cycle (m) of said memory cells to a read cycle (n) of said memory cells (e.g., fig. 13, [0195]-[0202], a read cycle n and write cycle m at any clock cycle from 1 to 7, 0/2, 1/3). Ooishi does not explicitly show mediating an access to the memory from the outside. Taylor teaches a cache mediating an access to a memory from the outside (e.g., col. 3, lines 50 -60). It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Taylor into the system of Ooishi because it would allow faster access time.

Claims 3, 6, 10-12, and 19, Ooishi teaches a plurality of data input/output nodes for inputting/outputting data to/from the outside, wherein each said data input/output node has a data width equal to a data width of an external data bus for inputting/outputting information to/from said semiconductor device (e.g., data from input/output nodes to/from either BNKA, BNKB from/to an external bus; [[0092],[0101]); wherein each said memory cell is either a SESO (Single Electron Shut Off) memory cell or an phase change memory cell (e.g., [0280]), but does not explicitly show when said cache memory holds data corresponding to an access to said semiconductor device from the outside, the data is communicated from said cache memory; wherein said cache memory comprises SRAM memory cells. Taylor teaches when said cache memory holds data corresponding to an access to said semiconductor device from the outside, the data is communicated from said cache memory (e.g., col. 3, lines 50 –60; col. 9, line 20 and et seq.); wherein said cache memory comprises SRAM memory cells (e.g., abstract). It would have been obvious to one of ordinary skill in the art at the time

Art Unit: 2185

the invention was made to apply the teaching of Taylor into the system of Ooishi because it would allow faster access time.

7. Claim 2 is rejected under 35 U.S.C. 103(a) as being unpatentable over Ooishi, US 2004/0027857, in view of Taylor et al., US 6,263,398 (hereinafter Taylor) as applied to claim 1 above, and further in view of Kook et al., US 20040015646 (hereinafter Kook).

Claim 2, the combination of Ooishi and Taylor does not explicitly show said cache memory has a plurality of sets corresponding to the number of ways, and each of said plurality of sets has a capacity for storing whole data stored in one of said plurality of memory banks. Kook shows a cache memory has a plurality of sets corresponding to the number of ways, and each of said plurality of sets has a capacity for storing whole data stored in one of a plurality of memory banks (e.g., fig. 2, cache 600, [0027]); It would have been obvious to one of ordinary skill in the art at the time the invention was made to apply the teaching of Kook into the system of Ooishi and Taylor because it would allow high speed data input/output and increase system performance.

8. Claims 4-5 and 7-9 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

Application/Control Number: 10/790,880 Page 6

Art Unit: 2185

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

- a) Hewitt et al. (5488711) shows a cache for mediating an access to an EEPROM device;
- b) Garner (6704835) shows a multiple sets cache for mediating an access to a flash memory.
 - c) Bordui (US20040193782) shows a multiple cache banks.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Denise Tran whose telephone number is (571) 272-4189. The examiner can normally be reached on Monday and Thursday from 8:45 a.m. to 5:15 p.m.. The examiner can also be reached on alternate Friday

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Sanjiv Shah, can be reached on 571-272-4098. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

Page 7

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Denise Tran

2/16/07